Sign in

Benchmarking Large Language Models for Automated Verilog RTL Code Generation.

Shailja ThakurBaleegh AhmadZhenxing FanHammond PearceBenjamin TanRamesh KarriBrendan Dolan-GavittSiddharth Garg
Published in: DATE (2023)
Keyphrases