A Low-Latency DMR Architecture with Efficient Recovering Scheme Exploiting Simultaneously Copiable SRAM.
Go MatsukawaYohei NakataYuta KimiYasuo SugureMasafumi ShimozawaShigeru OhoHiroshi KawaguchiMasahiko YoshimotoPublished in: ARCS Workshops (2014)