Sign in
A 2.4-GS/s Power-Efficient, High-Resolution Reconfigurable Dynamic Comparator for ADC Architecture.
Gopal Raut
Ambika Prasad Shah
Vishal Sharma
Gunjan Rajput
Santosh Kumar Vishvakarma
Published in:
Circuits Syst. Signal Process. (2020)
Keyphrases
</>
high resolution
image processing
general purpose
dynamic environments
low resolution
hardware implementation
neural network
image sequences
computationally efficient
remote sensing
multiresolution
field of view
virtual organization
multithreading