On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology.
B. P. HarishNavakanta BhatMahesh B. PatilPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2007)