SPARC T5: 16-core CMT processor with glueless 1-hop scaling to 8-sockets.

Sebastian Turullols Ram Sivaramakrishnan

Published in: Hot Chips Symposium (2012)

Keyphrases

high speed
parallel processing
computer architecture
tcp ip
database
neural network
wireless sensor networks
sensor networks
parallel processors
parallel architecture
memory management
instruction set