A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control.
Mauro OlivieriGiuseppe ScottiAlessandro TrifilettiPublished in: IEEE Trans. Very Large Scale Integr. Syst. (2005)