A BPSK demodulator circuit using an anti-parallel synchronization loop.

You Zheng Carlos E. Saavedra

Published in: ISCAS (6) (2005)

Keyphrases

communication systems
high speed
massively parallel
circuit design
parallel processing
parallel implementation
digital circuits
neural network
information systems
multiscale
message passing
parallel computing
computer architecture