Login / Signup
Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology.
Zhicheng Liang
Makoto Ikeda
Kunihiro Asada
Published in:
DDECS (2007)
Keyphrases
</>
cmos technology
power consumption
low power
computer vision