Login / Signup
On-Chip Self-Test Methodology With All Deterministic Compressed Test Patterns Recorded in Scan Chains.
Kuen-Jong Lee
Bo-Ren Chen
Michael Andreas Kochte
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2019)
Keyphrases
</>
artificial intelligence
low cost
high speed
machine learning
learning algorithm
search engine
training set
sequential patterns
design methodology