Mems optically reconfigurable gate array.

Hironobu Morita Minoru Watanabe

Published in: FPL (2009)

Keyphrases

gate array
low power
low cost
logic circuits
reconfigurable architecture
digital signal
hardware implementation
power consumption
multi objective evolutionary
neural network
general purpose
field programmable gate array
knowledge base
case study
pattern recognition
markov random field