Login / Signup
Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches.
Junnan Li
Biao Han
Zhigang Sun
Tao Li
Xiaoyan Wang
Published in:
IEICE Trans. Commun. (2019)
Keyphrases
</>
level parallelism
packet loss
genetic algorithm
artificial intelligence
data structure
evolutionary algorithm
low cost
application specific
parallel computation