Login / Signup
FPGA Hardware Acceleration of a Phylogenetic Tree Reconstruction with Maximum Parsimony Algorithm.
Henry Block
Tsutomu Maruyama
Published in:
IEICE Trans. Inf. Syst. (2017)
Keyphrases
</>
maximum parsimony
phylogenetic trees
search space
optimal solution
tabu search
objective function
computational complexity
np hard
fpga hardware
real time
maximum likelihood
particle swarm optimization
tree structure
efficient implementation
hardware implementation
computational biology