Login / Signup
Using partial orders for trace theoretic verification of asynchronous circuits.
Tomohiro Yoneda
Takashi Yoshikawa
Published in:
ASYNC (1996)
Keyphrases
</>
asynchronous circuits
partial order
partially ordered
total order
model checking
delay insensitive
partial ordering
process algebra
stable marriage
related problems
lattice structure
logical formulas
totally ordered
petri net
temporal logic
preference relations