Sign in

A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability.

Chenyue MaBo LiLining ZhangJin HeXing ZhangXinnan LinMansun Chan
Published in: ISQED (2009)
Keyphrases