Login / Signup

A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits.

Suguru TachibanaHisayuki HiguchiKoichi TakasugiKatsuro SasakiToshiaki YamanakaYoshinobu Nakagome
Published in: IEEE J. Solid State Circuits (1995)
Keyphrases