Login / Signup
Double Precision Sparse Matrix Vector Multiplication Accelerator on FPGA.
Sumedh Attarde
Siddharth Joshi
Yash Deshpande
Sunil Puranik
Sachin B. Patkar
Published in:
PECCS (2011)
Keyphrases
</>
sparse matrix
field programmable gate array
floating point
sparse linear
hardware implementation
parallel computing
embedded systems
signal processing
random projections
parallel implementation
multi objective