Login / Signup
Retiming of synchronous circuits with variable topology.
Sven Simon
Ralf Bucher
Josef A. Nossek
Published in:
VLSI Design (1995)
Keyphrases
</>
high speed
circuit design
cell complexes
information retrieval
digital circuits
asynchronous communication
delay insensitive
vlsi circuits
learning algorithm
analog circuits
electronic circuits
analog vlsi