Login / Signup
Reliability-Enhanced High-Level Synthesis using Memory Profiling and Fault Injection.
Christian Fibich
Martin Horauer
Roman Obermaisser
Published in:
ISIE (2019)
Keyphrases
</>
fault injection
high level synthesis
java card
parallel architecture
smart card
design space exploration
fault model
case study
cost effective
static analysis