On polynomial-time testable classes of combinational circuits.

Nageswara S. V. Rao Shunichi Toida

Published in: VTS (1991)

Keyphrases

logic circuits
high speed
special case
computational complexity
approximation algorithms
asynchronous circuits
tree languages
truth table
neural network
worst case
np complete
low power
np hardness
high level synthesis