Login / Signup
k-time Forced Simulation: A Formal Verification Technique for IP Reuse.
Partha S. Roop
Arcot Sowmya
S. Ramesh
Published in:
ICCD (2002)
Keyphrases
</>
formal verification
model checking
symbolic model checking
model checker
automated verification
simulation model
artificial intelligence
knowledge based systems
mathematical model
simulation environment
functional verification