Login / Signup
Panning sorter: A minimal-size architecture for hardware implementation of 2D Data Sorting Coprocessors.
Volnei A. Pedroni
Ricardo P. Jasinski
Ricardo U. Pedroni
Published in:
APCCAS (2010)
Keyphrases
</>
hardware implementation
data analysis
data sets
neural network
training data
efficient implementation
software implementation
data structure
data sources
signal processing
fpga implementation
database
real time
computer vision
stream data