Login / Signup
Substrate Noise Coupling Mechanisms in Lightly Doped CMOS Transistors.
Stephane Bronckers
Geert Van der Plas
Gerd Vandersteen
Yves Rolain
Published in:
IEEE Trans. Instrum. Meas. (2010)
Keyphrases
</>
power consumption
circuit design
low power
cmos technology
high speed
noisy data
random noise
noise free
missing data
signal to noise ratio
noise level
neural network
image noise
noise reduction
single chip
low voltage
low cost
high density
integrated circuit
noisy environments
noise model
image structure
vlsi circuits