Login / Signup
Die-level leakage power analysis of FinFET circuits considering process variations.
Prateek Mishra
Ajay N. Bhoj
Niraj K. Jha
Published in:
ISQED (2010)
Keyphrases
</>
process model
high speed
response time
countermeasures
power analysis