A Heuristic for Clock Selection in High-Level Synthesis.

J. Ramanujam Sandeep Deshpande Jinpyo Hong Mahmut T. Kandemir

Published in: VLSI Design (2002)

Keyphrases

high level synthesis
search algorithm
optimal solution
selection strategies
parallel architecture
image processing
real world
pairwise
design space exploration
duty cycle