Login / Signup

Timing optimization of FPGA placements by logic replication.

Giancarlo BeraudoJohn Lillis
Published in: DAC (2003)
Keyphrases