Layout-Aware Multiple Scan Tree Synthesis for 3-D SoCs.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2012)