Login / Signup
FPGA Startup Through Sequential Partial and Dynamic Reconfiguration.
Joachim Meyer
Michael Hübner
Lars Braun
Oliver Sander
Juanjo Noguera
Rodney Stewart
Jürgen Becker
Published in:
ISVLSI (Selected papers) (2010)
Keyphrases
</>
dynamic reconfiguration
application specific
software systems
software architecture
high speed
real time image processing
field programmable gate array
verilog hdl
optical networks
dynamic behavior
quality of service
low cost
hardware design
single chip
fpga implementation
general purpose
real world
database