FPGA Soft Error Recovery Mechanism with Small Hardware Overhead.

Uros Legat Anton Biasizzo Franc Novak

Published in: ETS (2011)

Keyphrases

error recovery
error detection
hardware implementation
low cost
field programmable gate array
text understanding
hardware architecture
real time
plan generation
error correction
high speed
parallel computing
information extraction
network coding