Login / Signup
Systematic reducing of metastable operations in CMOS D flip-flops.
Yoichiro Sato
Yoshinobu Yamasoto
Masanori Saito
Hiroto Kagotani
Takuji Okamoto
Masahiro Kawai
Published in:
Systems and Computers in Japan (2000)
Keyphrases
</>
flip flops
low cost
multiple input
low power
high speed
power supply
power dissipation
computer vision
power consumption
embedded systems
circuit design
master slave
cmos technology
analog vlsi