• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Lagrangian relaxation based pin assignment and Through-Silicon Via planning for 3-D SoCs.

Wei ZhongSong ChenYang GengTakeshi Yoshimura
Published in: ASICON (2013)
Keyphrases