Login / Signup

A Methodology for Rapid Prototyping Peak-Constrained Least-Squares Bit-Serial Finite Impulse Response Filters in FPGAs.

Alex CarreiraTrevor W. FoxLaurence E. Turner
Published in: EURASIP J. Adv. Signal Process. (2003)
Keyphrases