Login / Signup

Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology.

Ajay N. BhojNiraj K. Jha
Published in: ISQED (2011)
Keyphrases
  • case study
  • logic circuits
  • cost effective
  • modal logic
  • design tools
  • flip flops
  • user interface
  • signal processing
  • power consumption
  • embedded systems
  • multi valued
  • power dissipation
  • cmos technology