Cyclic stress tests for full scan circuits.

Vinay Dabholkar Sreejit Chakravarty J. Najm Janak H. Patel

Published in: VTS (1995)

Keyphrases

high speed
scan data
data sets
artificial intelligence
logic circuits
neural network
analog circuits
post hoc
delay insensitive
chip design