Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor.

Pat Conway Nathan Kalyanasundharam Gregg Donley Kevin Lepak Bill Hughes

Published in: IEEE Micro (2010)

Keyphrases

memory subsystem
ibm zenterprise
instruction set
input output
dynamic random access memory
hardware and software
speculative execution