Login / Signup

Optimizations for a Highly Cost-Efficient Programmable Logic Architecture.

Kerry VeenstraBruce PedersenJay SchleicherChiakang Sung
Published in: FPGA (1998)
Keyphrases
  • cost efficient
  • programmable logic
  • governmental organizations
  • field programmable gate array
  • network architecture
  • pattern recognition
  • hardware implementation
  • real time
  • case study
  • software architecture