Login / Signup

Low complexity, high throughput, energy efficient, pipelined and reconfigurable ASIC realization architecture for multi-layer perceptron models.

Raghuvendra Pratap TripathiVirat KrishnaManish TiwariGaurav TrivediAmit DhawanPrashant Kumar
Published in: Neurocomputing (2024)
Keyphrases