Login / Signup
High-performance iterative BCH decoder architecture for 100 Gb/s optical communications.
Jewong Yeon
Hanho Lee
Published in:
ISCAS (2013)
Keyphrases
</>
management system
reed solomon
high speed
communication systems
command and control
packet switching
software architecture
low complexity
communication networks
parallel computers
fpga implementation
error control
motion estimation
network architecture
successive approximation