Login / Signup
Two-Level Reorder Buffers: Accelerating Memory-Bound Applications on SMT Architectures.
Jason Loew
Dmitry Ponomarev
Published in:
ICPP (2008)
Keyphrases
</>
memory hierarchy
memory management
error bounds
lower bound
memory usage
memory requirements
statistical machine translation
total cost
upper bound
worst case
digital signal processors
low memory
production system
neural network
computational complexity
case study
search engine
learning algorithm
data mining
data sets
database