A dynamic power reduction in synchronous 2RW 8T dual-port SRAM by adjusting wordline pulse timing with same/different row access mode.

Yoshisato YokoyamaYuichiro IshiiHaruyuki OkudaKoji Nii
Published in: A-SSCC (2017)