Login / Signup
Design of a Fully Parallel Viterbi Decoder.
Jens Sparsø
Steen Pedersen
Erik Paaske
Published in:
VLSI (1991)
Keyphrases
</>
parallel processing
data sets
case study
computer aided
artificial intelligence
information systems
building blocks
engineering design
fpga implementation