Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction.

Published in: DAC (2005)

Keyphrases

power reduction
power consumption
high speed
low power
low cost
power saving
single chip
multithreading
highly scalable
power dissipation
data streams
hardware implementation