Login / Signup
Automated formal verification of processors based on architectural models.
Ulrich Kühne
Sven Beyer
Jörg Bormann
John Barstow
Published in:
FMCAD (2010)
Keyphrases
</>
formal verification
architectural models
model checking
automated verification
model checker
bounded model checking
symbolic model checking
temporal logic
behavioral models
databases
case study