Login / Signup
A read-write aware DRAM scheduling for power reduction in multi-core systems.
Chih-Yen Lai
Gung-Yu Pan
Hsien-Kai Kuo
Jing-Yang Jou
Published in:
ASP-DAC (2014)
Keyphrases
</>
read write
power reduction
power consumption
flash memory
main memory
low power
multi core processors
scheduling algorithm
scheduling problem
multithreading
power dissipation
data structure