Login / Signup
A 40nm CMOS highly linear 0.4-to-6GHz receiver resilient to 0dBm out-of-band blockers.
Jonathan Borremans
Gunjan Mandal
Vito Giannini
Tomohiro Sano
Mark Ingels
Bob Verbruggen
Jan Craninckx
Published in:
ISSCC (2011)
Keyphrases
</>
high speed
frequency band
power consumption
cmos technology
low cost
dual band
silicon on insulator
dielectric constant
linear systems
low power
circuit design
analog vlsi
transfer function
bit error rate
code division multiple access
vlsi circuits
nm technology
high resolution