Login / Signup
RAISE: Reliability-Aware Instruction SchEduling for unreliable hardware.
Semeen Rehman
Muhammad Shafique
Florian Kriebel
Jörg Henkel
Published in:
ASP-DAC (2012)
Keyphrases
</>
instruction scheduling
hardware and software
multithreading
low cost
real time
error detection
computer systems
hardware implementation
computing systems
computational power
flow network
database systems
pairwise
highly efficient