Login / Signup
A PCI bus simulation framework and some simulation results on PCI standard 2.1 latency limitations.
Ehud Finkelstein
Shlomo Weiss
Published in:
J. Syst. Archit. (2002)
Keyphrases
</>
high speed
simulation environment
neural network
simulation model
simulation models
data sets
image processing
machine learning
artificial intelligence
bayesian networks
main contribution
discrete event simulation