Login / Signup
8T-SRAM Cell with Improved Read and Write Margins in 65 nm CMOS Technology.
Farshad Moradi
Mohammad Tohidi
Behzad Zeinali
Jens Kargaard Madsen
Published in:
VLSI-SoC (Selected Papers) (2014)
Keyphrases
</>
cmos technology
low power
power consumption
spl times
low voltage
parallel processing
high speed
power dissipation
read write
mixed signal
silicon on insulator
image sensor
wireless sensor networks
low cost
computer systems