Login / Signup
Analysis and Design of a 5 GS/s Analog Charge-Domain FFT for an SDR Front-End in 65 nm CMOS.
Bodhisatwa Sadhu
Martin Sturm
Brian M. Sadler
Ramesh Harjani
Published in:
IEEE J. Solid State Circuits (2013)
Keyphrases
</>
circuit design
user interface
image analysis
cmos technology
data analysis
analog vlsi
statistical analysis
case study
building blocks
analog to digital converter
vlsi architecture
design principles
knowledge based systems
domain specific
low cost
design process
low power
floating point
denoising
feature extraction