Design of 2xVDD-tolerant I/O buffer with 1xVDD CMOS devices.

Ming-Dou Ker Yan-Liang Lin

Published in: CICC (2009)

Keyphrases

circuit design
case study
single chip
neural network
mobile devices
power consumption
parallel processing
buffer size