Timing Driven C-Slow Retiming on RTL for MultiCores on FPGAs.

Published in: CoRR (2018)

Keyphrases

data driven
neural network
machine learning
artificial intelligence
social networks
hardware implementation
model based diagnosis
asynchronous circuits